



\* FOR 2 OR 4 OF THE SUBNETS

FIG. 4B



EXTERNAL BUTŢĘRFLY ROUTING TO EMULATION I/O FIG. 5 114A & 114B INTER-FPGA X-BAR NETWORK STAGE 0 16 16 16 230 730 , 230 230 × X-BAR X-BAR X-BAR X-BAR 16 16 FROM INTER-LE X-BAR NETWORK

FIG. 6







FIG. 7B



1

**EC.** 9